Lin Bu; Siowling Ho; Velez, S.D.; Lau Boon Long; Booyang Jung; Taichong Chai; Xiaowu Zhang, "Design and Optimization of Wafer-Level Compression Molding Process for One Chip Plus Multiple Decaps," in Components, Packaging and Manufacturing Technology, IEEE Transactions on , vol.5, no.5, pp.606-613, May 2015
Abstract:
Decaps are the panacea for the noise-related issues. Due to the short distance advantage, decaps are embedded in the fan-out wafer-level package instead of the printed circuit board. These decaps, generally thicker than chips, will have a crucial influence on the molding process as well. A lot of issues are encountered in the molding process, especially with lots of decaps, i.e., voids issues, incomplete filling
issues, and die shift issues. In an optimized design, all these issues should be prevented or reduced as much as possible. In this paper, design flow for the wafer-level molding process is demonstrated and design guidelines are provided. Three important evaluation standards are used to evaluate the design, i.e., incomplete filling, drag force, and voids. Two kinds of design parameters, structure parameters (i.e., die placement, die size and thickness, and so on) and process parameters (i.e., vacuum pressure, filling speed, and so on), are optimized in the whole study. Optimization of these parameters helps the real wafer-level molding process to be conducted smoothly.
License type:
PublisherCopyrights
Funding Info:
Description:
(c) 2015 IEEE. Personal use of this material is permitted. Permission from IEEE must be obtained for all other users, including reprinting/ republishing this material for advertising or promotional purposes, creating new collective works for resale or redistribution to servers or lists, or reuse of any copyrighted components of this work in other works.