Near-Threshold Energy and Area Efficient Reconfigurable DWPT/DWT Processor for Healthcare Monitoring Applications

Page view(s)
0
Checked on
Near-Threshold Energy and Area Efficient Reconfigurable DWPT/DWT Processor for Healthcare Monitoring Applications
Title:
Near-Threshold Energy and Area Efficient Reconfigurable DWPT/DWT Processor for Healthcare Monitoring Applications
Journal Title:
IEEE Transactions on Circuits and Systems II: Express Briefs
OA Status:
closed
Keywords:
Publication Date:
01 October 2014
Citation:
Chao Wang; Jun Zhou; Lei Liao; Jingjing Lan; Jianwen Luo; Xin Liu; Minkyu Je, "Near-Threshold Energy- and Area-Efficient Reconfigurable DWPT/DWT Processor for Healthcare-Monitoring Applications," Circuits and Systems II: Express Briefs, IEEE Transactions on , vol.62, no.1, pp.70,74, Jan. 2015 doi: 10.1109/TCSII.2014.2362791
Abstract:
his brief presents an energy- and area-efficient discrete wavelet packet transform (DWPT) processor design for power-constrained and cost-sensitive healthcare-monitoring applications. This DWPT processor employs recursive memory-shared architecture to achieve low hardware complexity while performing required arbitrary-basis DWPT decomposition. By exploiting inherent characteristics of different physiological signals through an entropy statistic engine, the DWPT processor core can be reconfigured to compute multilevel wavelet decomposition with effective time and frequency resolution. Various design techniques from algorithm to circuit levels, including reconfigurable computing, lifting scheme, dual-port pipeline processing, near-threshold operation, and clock gating, are applied to achieve energy efficiency. With a 0.18-μm CMOS technology at 0.5 V and 1 MHz, the DWPT core only consumes 26 μW for performing three-level 256-point DWPT decomposition with entropy statistic calculation. When integrated in an ARM Cortex-M0-based biomedical system-on-a-chip test platform, the DWPT processor achieves processing acceleration by three orders of magnitude and reduces energy consumption by four orders of magnitude compared with CPU-only implementations.
License type:
PublisherCopyrights
Funding Info:
Description:
(c) 2015 IEEE. Personal use of this material is permitted. Permission from IEEE must be obtained for all other users, including reprinting/ republishing this material for advertising or promotional purposes, creating new collective works for resale or redistribution to servers or lists, or reuse of any copyrighted components of this work in other works.
ISSN:
1549-7747
Files uploaded:

File Size Format Action
pub13-305-ics-dic-022-form.pdf 495.12 KB PDF Open